Hybrid Bonding Advanced Packaging
High-density die-to-die or wafer-to-wafer integration using direct bonding to create fine-pitch vertical interconnects for 3D chip stacks.
Core metadata
- ID: hybrid_bonding_advanced_packaging
- Era: Modern
- First known date: 2010 (decade)
- Region: Global semiconductor packaging industry
- Review status: source_checked
- Maturity: established
Prerequisites
- Chemical Mechanical Planarization (chemical_mechanical_planarization)
- Clean Rooms (clean_rooms)
- Integrated Circuits (Microchips) (integrated_circuits)
Dependents
Fields
Field lanes
- Semiconductors & Integrated Circuits: Packaging & Interconnect
Node sources
- Heterogeneous Integration Roadmap (IEEE Electronics Packaging Society, 2026, review) • Supports: node, maturity
- TSMC-SoIC (TSMC, 2026, generic_overview) • Supports: node, maturity
Prerequisite edge evidence
Edge/source evidence summary:
- Prerequisite edges: 3
- Average edge confidence: 77%
- Prerequisite sources: 4
- expert_inference: 2
- review: 1
| Prerequisite | Type | Confidence | Evidence level | Note | Sources |
|---|---|---|---|---|---|
| Integrated Circuits (Microchips) (integrated_circuits) | required | 88% | review | Hybrid bonding advanced packaging directly joins integrated-circuit dies or wafers into dense 3D chip stacks. |
|
| Chemical Mechanical Planarization (chemical_mechanical_planarization) | enabling | 72% | expert_inference | Hybrid bonding depends on very flat, clean bonding surfaces; planarization is an enabling semiconductor process for those surfaces. |
|
| Clean Rooms (clean_rooms) | commercial_or_scaling_dependency | 72% | expert_inference | High-density direct bonding is highly contamination-sensitive, so clean-room process control is a scaling dependency for reliable manufacturing. |
|
This page is generated from canonical era JSON and is indexable by URL.